

FIG. 1








FIG. 2




*FIG. 3*

*FIG. 4*

**FIG. 5**

*FIG. 6*






*FIG. 7*

FIG. 8





**FIG. 9**


**FIG. 10**

FIG. 11




FIG. 12


TERMINAL NAME	ATTRIBUTE	FUNCTION	REMARK	CORRESPONDENCE TO SYMBOLS IN FIG. 1
RECEIVED SIGNAL	RSSIOUT	RSSI OUTPUT		MEASURED SIGNAL MRI
	RXBOUTIX	RECEIVED BASEBAND I SIGNAL (Positive)		I SIGNAL
	RXBOUTIY	RECEIVED BASEBAND I SIGNAL (Negative)		
	RXBOUTQX	RECEIVED BASEBAND Q SIGNAL (Positive)		Q SIGNAL
	RXBOUTQY	RECEIVED BASEBAND Q SIGNAL (Negative)		
CONTROL SIGNAL	AGCGAIN[3]	AGC GAIN SETTING VALUE INPUT, MSB	(SEE FIG. 11)	GAIN SETTING VALUE TIME DIVISION DATA TD
	AGCGAIN[2]	AGC GAIN SETTING VALUE INPUT		
	AGCGAIN[1]	AGC GAIN SETTING VALUE INPUT		
	AGCGAIN[0]	AGC GAIN SETTING VALUE INPUT, LSB		
	WAIT	AGC GAIN SETTING VALUE LATCHING TIMING & DC OFFSET SETTING CONTROL		
	MODE[2]	INPUT FOR OPERATION AND POWER SAVING MODE SETTING	(SEE TABLE 2-(1))	MODE CONTROL SIGNAL MC
	MODE[1]			
	MODE[0]			
	LE	3-wire interface, LOAD ENABLE	(SEE TABLE 2-(2)) (SEE FIG. 15)	REFERENCE CLOCK SCLK
	SDATA	3-wire interface, SERIAL DATA		
SIGNAL TO SEND	SCLK	3-wire interface, SERIAL CLOCK		I SIGNAL
	REFCLK	20MHz REFERENCE CLOCK INPUT		Q SIGNAL
	TXBBINIX	BASEBAND I SIGNAL TO SEND (Positive)		
	TXBBINIY	BASEBAND I SIGNAL TO SEND (Negative)		
	TXBBINQX	BASEBAND Q SIGNAL TO SEND (Positive)		
	TXBBINQY	BASEBAND Q SIGNAL TO SEND (Negative)		

**FIG. 13**


Bit			Description		
MODE [2]	MODE [1]	MODE [0]	Mode	Status	Power-on Block
0	0	0	Idle	MAXIMUM POWER SAVING	—
0	0	1	Pre-Heat	ONLY BGR CIRCUIT ON	
0	1	0	Warm-Up	BGR-Synthesizer OPERATION	
0	1	1	TX-Cal	TRANSMISSION BLOCK CALIBRATION	
0	0	0	RX-Cal	RECEIVING BLOCK CALIBRATION	
1	0	1	RX	RECEIVING OPERATION	
1	1	0	TX	TRANSMISSION OPERATION	
1	1	1	TBD	TBD	TBD

**FIG. 14**


Register	Serial Bits								
	Word #								
	LSB	2	3	4	5	6	7	8	MSB
Test	0	0	T0	T1	T2	T3	T4	T5	T6
Synth Ch	0	1	SR	C0	C1	C2	C3	C4	C5
TX Power	1	0	P0	P1	P2	P3	Don't Care		
(TBD)	1	1	(TBD)						

*FIG. 15*

**FIG. 16**



**FIG. 17**







**FIG. 18**

FIG. 19



*FIG. 20*